Abstract An extraction technique for a common logic expression is an extremely important part of multiple-output logic synthesis. This paper presents a new Boolean extraction technique using an exclusive-OR logic synthesis principle. The logic circuits produced only have AND, OR and NOT gates. Heuristic methods can also be applied to reduce the execution time and the number of literals. The experimental results showed improvements in the literal counts over the previous methods. 
Step 1: Calculate sup(  ) for each   with respect to node   ;
Step 2:
where   is the set of kernel of   ;
Step 3 
